2020-08-18 01:41:42 +08:00
|
|
|
#include "qcom-ipq8064.dtsi"
|
2018-05-23 16:05:09 +08:00
|
|
|
|
|
|
|
/ {
|
2020-08-18 01:41:42 +08:00
|
|
|
aliases {
|
|
|
|
serial0 = &gsbi4_serial;
|
|
|
|
};
|
2018-05-23 16:05:09 +08:00
|
|
|
|
2020-08-18 01:41:42 +08:00
|
|
|
chosen {
|
|
|
|
stdout-path = "serial0:115200n8";
|
|
|
|
};
|
|
|
|
};
|
2018-05-23 16:05:09 +08:00
|
|
|
|
2020-08-18 01:41:42 +08:00
|
|
|
&CPU_SPC {
|
|
|
|
status = "okay";
|
|
|
|
};
|
2018-05-23 16:05:09 +08:00
|
|
|
|
2020-08-18 01:41:42 +08:00
|
|
|
&pcie0 {
|
|
|
|
phy-tx0-term-offset = <0>;
|
|
|
|
};
|
|
|
|
|
|
|
|
&pcie1 {
|
|
|
|
phy-tx0-term-offset = <0>;
|
|
|
|
};
|
|
|
|
|
|
|
|
&pcie2 {
|
|
|
|
phy-tx0-term-offset = <0>;
|
|
|
|
};
|
|
|
|
|
|
|
|
&sata {
|
|
|
|
ports-implemented = <0x1>;
|
2018-05-23 16:05:09 +08:00
|
|
|
};
|
2020-07-02 23:30:56 +08:00
|
|
|
|
|
|
|
&ss_phy_0 {
|
2020-08-18 01:41:42 +08:00
|
|
|
qcom,rx-eq = <2>;
|
|
|
|
qcom,tx-deamp_3_5db = <32>;
|
|
|
|
qcom,mpll = <5>;
|
2020-07-02 23:30:56 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
&ss_phy_1 {
|
2020-08-18 01:41:42 +08:00
|
|
|
qcom,rx-eq = <2>;
|
|
|
|
qcom,tx-deamp_3_5db = <32>;
|
|
|
|
qcom,mpll = <5>;
|
2020-07-02 23:30:56 +08:00
|
|
|
};
|