mirror of
https://github.com/coolsnowwolf/lede.git
synced 2025-06-09 07:52:07 +08:00
120 lines
3.2 KiB
Diff
120 lines
3.2 KiB
Diff
Signed-off-by: Nicolas Frattaroli <nicolas.frattaroli@collabora.com>
|
|
---
|
|
.../bindings/pwm/rockchip,rk3576-pwm.yaml | 94 ++++++++++++++++++++++
|
|
MAINTAINERS | 7 ++
|
|
2 files changed, 101 insertions(+)
|
|
|
|
--- /dev/null
|
|
+++ b/Documentation/devicetree/bindings/pwm/rockchip,rk3576-pwm.yaml
|
|
@@ -0,0 +1,94 @@
|
|
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
+%YAML 1.2
|
|
+---
|
|
+$id: http://devicetree.org/schemas/pwm/rockchip,rk3576-pwm.yaml#
|
|
+$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
+
|
|
+title: Rockchip PWMv4 controller
|
|
+
|
|
+maintainers:
|
|
+ - Nicolas Frattaroli <nicolas.frattaroli@collabora.com>
|
|
+
|
|
+description: |
|
|
+ The Rockchip PWMv4 controller is a PWM controller found on several Rockchip
|
|
+ SoCs, such as the RK3576.
|
|
+
|
|
+ It supports both generating and capturing PWM signals.
|
|
+
|
|
+allOf:
|
|
+ - $ref: pwm.yaml#
|
|
+
|
|
+properties:
|
|
+ compatible:
|
|
+ items:
|
|
+ - const: rockchip,rk3576-pwm
|
|
+
|
|
+ reg:
|
|
+ maxItems: 1
|
|
+
|
|
+ clocks:
|
|
+ minItems: 2
|
|
+ items:
|
|
+ - description: Used to derive the PWM signal.
|
|
+ - description: Used as the APB bus clock.
|
|
+ - description: Used as an added alternative to derive the PWM signal.
|
|
+
|
|
+ clock-names:
|
|
+ minItems: 2
|
|
+ items:
|
|
+ - const: pwm
|
|
+ - const: pclk
|
|
+ - const: osc
|
|
+
|
|
+ interrupts:
|
|
+ maxItems: 1
|
|
+
|
|
+ "#pwm-cells":
|
|
+ const: 3
|
|
+
|
|
+required:
|
|
+ - compatible
|
|
+ - reg
|
|
+ - clocks
|
|
+ - clock-names
|
|
+ - interrupts
|
|
+
|
|
+additionalProperties: false
|
|
+
|
|
+examples:
|
|
+ - |
|
|
+ #include <dt-bindings/clock/rockchip,rk3576-cru.h>
|
|
+ #include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
+ #include <dt-bindings/interrupt-controller/irq.h>
|
|
+
|
|
+ soc {
|
|
+ #address-cells = <2>;
|
|
+ #size-cells = <2>;
|
|
+
|
|
+ pwm@2add0000 {
|
|
+ compatible = "rockchip,rk3576-pwm";
|
|
+ reg = <0x0 0x2add0000 0x0 0x1000>;
|
|
+ clocks = <&cru CLK_PWM1>, <&cru PCLK_PWM1>, <&cru CLK_OSC_PWM1>;
|
|
+ clock-names = "pwm", "pclk", "osc";
|
|
+ interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ #pwm-cells = <3>;
|
|
+ };
|
|
+ };
|
|
+ - |
|
|
+ #include <dt-bindings/clock/rockchip,rk3576-cru.h>
|
|
+ #include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
+ #include <dt-bindings/interrupt-controller/irq.h>
|
|
+
|
|
+ soc {
|
|
+ #address-cells = <2>;
|
|
+ #size-cells = <2>;
|
|
+
|
|
+ pwm@2ade3000 {
|
|
+ compatible = "rockchip,rk3576-pwm";
|
|
+ reg = <0x0 0x2ade3000 0x0 0x1000>;
|
|
+ clocks = <&cru CLK_PWM2>, <&cru PCLK_PWM2>;
|
|
+ clock-names = "pwm", "pclk";
|
|
+ interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ #pwm-cells = <3>;
|
|
+ };
|
|
+ };
|
|
--- a/MAINTAINERS
|
|
+++ b/MAINTAINERS
|
|
@@ -19952,6 +19952,13 @@ F: Documentation/userspace-api/media/v4l
|
|
F: drivers/media/platform/rockchip/rkisp1
|
|
F: include/uapi/linux/rkisp1-config.h
|
|
|
|
+ROCKCHIP MFPWM
|
|
+M: Nicolas Frattaroli <nicolas.frattaroli@collabora.com>
|
|
+L: linux-rockchip@lists.infradead.org
|
|
+L: linux-pwm@vger.kernel.org
|
|
+S: Maintained
|
|
+F: Documentation/devicetree/bindings/pwm/rockchip,rk3576-pwm.yaml
|
|
+
|
|
ROCKCHIP RK3568 RANDOM NUMBER GENERATOR SUPPORT
|
|
M: Daniel Golle <daniel@makrotopia.org>
|
|
M: Aurelien Jarno <aurelien@aurel32.net>
|