mirror of
https://github.com/coolsnowwolf/lede.git
synced 2025-06-18 05:15:28 +08:00

* ipq806x: fix missing changes in 5.4 for new cpufreq implementation The new cpufreq dedicated driver changed the node structure on how the cache should be defined in the dts. The 5.4 dtsi addition patch has not been updated to follow the new implementation. Fix this to restore correct cache scaling and restore any performance regression. Signed-off-by: Ansuel Smith <ansuelsmth@gmail.com> * ipq806x: fix missing 1.4ghz cache freq for ipq8065 SoC With the new implementation of the dedicated cpufreq driver, the 1.4 Ghz was only dropped and not added to the ipq8065 SoC. Fix this to improve performance. Signed-off-by: Ansuel Smith <ansuelsmth@gmail.com> * ipq806x: fix dedicated cpufreq driver 2 small fix for the dedicated cpufreq driver: - Fix index wrongly used as the current cpu - Exit early if a bad freq is detected. In the current state the freq is applied anyway even with invalid state. Signed-off-by: Ansuel Smith <ansuelsmth@gmail.com> Co-authored-by: Ansuel Smith <ansuelsmth@gmail.com>
165 lines
4.2 KiB
Plaintext
165 lines
4.2 KiB
Plaintext
#include "qcom-ipq8064.dtsi"
|
|
|
|
/ {
|
|
model = "Qualcomm IPQ8065";
|
|
compatible = "qcom,ipq8065", "qcom,ipq8064";
|
|
|
|
aliases {
|
|
serial0 = &gsbi4_serial;
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = "serial0:115200n8";
|
|
};
|
|
|
|
reserved-memory {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges;
|
|
|
|
rsvd@41200000 {
|
|
reg = <0x41200000 0x300000>;
|
|
no-map;
|
|
};
|
|
};
|
|
};
|
|
|
|
&gsbi4 {
|
|
qcom,mode = <GSBI_PROT_I2C_UART>;
|
|
status = "okay";
|
|
|
|
serial@16340000 {
|
|
status = "okay";
|
|
};
|
|
/*
|
|
* The i2c device on gsbi4 should not be enabled.
|
|
* On ipq806x designs gsbi4 i2c is meant for exclusive
|
|
* RPM usage. Turning this on in kernel manifests as
|
|
* i2c failure for the RPM.
|
|
*/
|
|
};
|
|
|
|
&pcie0 {
|
|
compatible = "qcom,pcie-ipq8064-v2";
|
|
};
|
|
|
|
&pcie1 {
|
|
compatible = "qcom,pcie-ipq8064-v2";
|
|
};
|
|
|
|
&pcie2 {
|
|
compatible = "qcom,pcie-ipq8064-v2";
|
|
};
|
|
|
|
&sata {
|
|
ports-implemented = <0x1>;
|
|
};
|
|
|
|
&smb208_s2a {
|
|
regulator-min-microvolt = <775000>;
|
|
regulator-max-microvolt = <1275000>;
|
|
};
|
|
|
|
&smb208_s2b {
|
|
regulator-min-microvolt = <775000>;
|
|
regulator-max-microvolt = <1275000>;
|
|
};
|
|
|
|
&ss_phy_0 {
|
|
qcom,rx-eq = <2>;
|
|
qcom,tx-deamp_3_5db = <32>;
|
|
qcom,mpll = <5>;
|
|
};
|
|
|
|
&ss_phy_1 {
|
|
qcom,rx-eq = <2>;
|
|
qcom,tx-deamp_3_5db = <32>;
|
|
qcom,mpll = <5>;
|
|
};
|
|
|
|
&opp_table_l2 {
|
|
/delete-node/opp-1200000000;
|
|
|
|
opp-1400000000 {
|
|
opp-hz = /bits/ 64 <1400000000>;
|
|
opp-microvolt = <1150000>;
|
|
clock-latency-ns = <100000>;
|
|
opp-level = <2>;
|
|
};
|
|
};
|
|
|
|
&opp_table0 {
|
|
/*
|
|
* On ipq8065 1.2 ghz freq is not present
|
|
* Remove it to make cpufreq work and not
|
|
* complain for missing definition
|
|
*/
|
|
|
|
/delete-node/opp-1200000000;
|
|
|
|
opp-384000000 {
|
|
opp-microvolt-speed0-pvs0-v0 = <926250 975000 1023750>;
|
|
opp-microvolt-speed0-pvs1-v0 = <902500 950000 997500>;
|
|
opp-microvolt-speed0-pvs2-v0 = <878750 925000 971250>;
|
|
opp-microvolt-speed0-pvs3-v0 = <855000 900000 945000>;
|
|
opp-microvolt-speed0-pvs4-v0 = <831250 875000 918750>;
|
|
opp-microvolt-speed0-pvs5-v0 = <783750 825000 866250>;
|
|
opp-microvolt-speed0-pvs6-v0 = <736250 775000 813750>;
|
|
};
|
|
|
|
opp-600000000 {
|
|
opp-microvolt-speed0-pvs0-v0 = <950000 1000000 1050000>;
|
|
opp-microvolt-speed0-pvs1-v0 = <926250 975000 1023750>;
|
|
opp-microvolt-speed0-pvs2-v0 = <902500 950000 997500>;
|
|
opp-microvolt-speed0-pvs3-v0 = <878750 925000 971250>;
|
|
opp-microvolt-speed0-pvs4-v0 = <855000 900000 945000>;
|
|
opp-microvolt-speed0-pvs5-v0 = <807500 850000 892500>;
|
|
opp-microvolt-speed0-pvs6-v0 = <760000 800000 840000>;
|
|
};
|
|
|
|
opp-800000000 {
|
|
opp-microvolt-speed0-pvs0-v0 = <997500 1050000 1102500>;
|
|
opp-microvolt-speed0-pvs1-v0 = <973750 1025000 1076250>;
|
|
opp-microvolt-speed0-pvs2-v0 = <950000 1000000 1050000>;
|
|
opp-microvolt-speed0-pvs3-v0 = <926250 975000 1023750>;
|
|
opp-microvolt-speed0-pvs4-v0 = <902500 950000 997500>;
|
|
opp-microvolt-speed0-pvs5-v0 = <855000 900000 945000>;
|
|
opp-microvolt-speed0-pvs6-v0 = <807500 850000 892500>;
|
|
};
|
|
|
|
opp-1000000000 {
|
|
opp-microvolt-speed0-pvs0-v0 = <1045000 1100000 1155000>;
|
|
opp-microvolt-speed0-pvs1-v0 = <1021250 1075000 1128750>;
|
|
opp-microvolt-speed0-pvs2-v0 = <997500 1050000 1102500>;
|
|
opp-microvolt-speed0-pvs3-v0 = <973750 1025000 1076250>;
|
|
opp-microvolt-speed0-pvs4-v0 = <950000 1000000 1050000>;
|
|
opp-microvolt-speed0-pvs5-v0 = <902500 950000 997500>;
|
|
opp-microvolt-speed0-pvs6-v0 = <855000 900000 945000>;
|
|
};
|
|
|
|
opp-1400000000 {
|
|
opp-microvolt-speed0-pvs0-v0 = <1116250 1175000 1233750>;
|
|
opp-microvolt-speed0-pvs1-v0 = <1092500 1150000 1207500>;
|
|
opp-microvolt-speed0-pvs2-v0 = <1068750 1125000 1181250>;
|
|
opp-microvolt-speed0-pvs3-v0 = <1045000 1100000 1155000>;
|
|
opp-microvolt-speed0-pvs4-v0 = <1021250 1075000 1128750>;
|
|
opp-microvolt-speed0-pvs5-v0 = <973750 1025000 1076250>;
|
|
opp-microvolt-speed0-pvs6-v0 = <926250 975000 1023750>;
|
|
opp-level = <1>;
|
|
};
|
|
|
|
opp-1725000000 {
|
|
opp-hz = /bits/ 64 <1725000000>;
|
|
opp-microvolt-speed0-pvs0-v0 = <1199375 1262500 1325625>;
|
|
opp-microvolt-speed0-pvs1-v0 = <1163750 1225000 1286250>;
|
|
opp-microvolt-speed0-pvs2-v0 = <1140000 1200000 1260000>;
|
|
opp-microvolt-speed0-pvs3-v0 = <1116250 1175000 1233750>;
|
|
opp-microvolt-speed0-pvs4-v0 = <1092500 1150000 1207500>;
|
|
opp-microvolt-speed0-pvs5-v0 = <1045000 1100000 1155000>;
|
|
opp-microvolt-speed0-pvs6-v0 = <997500 1050000 1102500>;
|
|
opp-supported-hw = <0x1>;
|
|
clock-latency-ns = <100000>;
|
|
opp-level = <2>;
|
|
};
|
|
};
|