Furong Xu
8563a8117b
mediatek: enable sel_clk for spi-mt65xx ...
Without explicitly enabling sel_clk, clk_disable_unused() will disable
it when boot is done, causing CPU hang on SPI1 register access on MT7986.
Explicitly enable sel_clk to make SPI1 functional.
Signed-off-by: Furong Xu <xfr@outlook.com>
Signed-off-by: Chuanhong Guo <gch981213@gmail.com>
2022-12-17 11:22:54 +08:00
2022-09-17 18:22:20 +08:00
2022-11-11 04:05:26 +00:00
2021-06-15 17:58:07 +08:00
2021-06-15 17:58:07 +08:00
2022-08-10 13:01:30 +08:00
2021-06-15 17:58:07 +08:00
2022-09-24 12:09:08 +08:00
2022-12-09 18:18:58 +08:00
2022-12-15 13:14:31 +08:00
2021-09-29 21:12:52 +08:00
2022-11-05 21:57:35 +08:00
2022-09-24 12:09:08 +08:00
2022-12-15 13:14:31 +08:00
2022-09-13 19:25:12 +08:00
2021-10-04 22:25:52 +08:00
2022-12-17 11:20:09 +08:00
2022-01-05 19:08:23 +08:00
2022-12-11 15:28:35 +08:00
2022-12-08 14:19:31 +08:00
2022-12-09 18:18:58 +08:00
2022-12-06 18:01:43 +08:00
2022-09-30 21:35:47 +08:00
2022-11-05 21:57:35 +08:00
2022-12-15 13:14:31 +08:00
2021-06-15 17:58:07 +08:00
2022-12-17 11:22:54 +08:00
2022-09-25 16:21:21 +08:00
2022-11-01 02:02:19 +00:00
2022-12-15 13:14:31 +08:00
2021-06-15 17:58:07 +08:00
2022-09-24 12:09:08 +08:00
2022-09-24 12:09:08 +08:00
2021-06-15 17:58:07 +08:00
2022-11-01 02:06:45 +00:00
2022-11-11 08:00:59 +00:00
2022-12-09 18:18:58 +08:00
2022-04-29 22:56:09 +08:00
2022-12-15 13:14:31 +08:00
2022-12-14 18:35:35 +08:00
2022-12-14 12:00:10 +08:00
2022-07-27 23:51:57 +08:00
2021-06-15 17:58:07 +08:00
2022-12-14 12:10:38 +08:00
2021-06-15 17:58:07 +08:00
2021-06-14 18:30:08 +08:00
8563a8117b